RSA ENCRYPTION USING VLSI ARCHITECTURE FOR HIGH SPEED APPLICATIONS

Thilagam J, Salai Thillai (2017) RSA ENCRYPTION USING VLSI ARCHITECTURE FOR HIGH SPEED APPLICATIONS. International Journal of Advances in Signal and Image Sciences, 3 (2). p. 21. ISSN 2457-0370

[thumbnail of admin,+4-OK.pdf] Text
admin,+4-OK.pdf - Published Version

Download (324kB)

Abstract

The major concern for the governments and private network communication is the security of systems against eavesdropping and illegal access. To overcome such illegal access the security of modern computer systems uses public-ciphers key namely Rivest, Shamir and Adleman (RSA). The RSA provides both authentication and secrecy of communication. In conventional encryption method the cryptography using RSA provides good secrecy and reduces area but generates more delay due to time taken by the multiplication part. To overcome such a problem, a 32-bit RSA using modulo (2n+1) multiplication based VLSI architecture is presented in this study. This method offers less delay with high performance which can be used in any communication network field. The proposed method is implemented using Xilinx 12.4 ISE and simulated in MODELSIM 6.3c.

Item Type: Article
Subjects: STM Article > Multidisciplinary
Depositing User: Unnamed user with email support@stmarticle.org
Date Deposited: 23 Jan 2023 07:58
Last Modified: 17 Jul 2024 07:48
URI: http://publish.journalgazett.co.in/id/eprint/297

Actions (login required)

View Item
View Item